2012/08/14 ver.3 page 1 sp e0524 3-line esd protection array description applications the spe0524 are designed by tvs array that is to protect sensitive electronics from damage or latch- up due to esd. they are designed for use in applicatio ns where board space is at a premium. spe0524 will protect up to three line , and may be used on lines where the signal polarities swing above and below ground. spe0524 offer desirable characteristics for board level protection including fast response time, low operating and clamping voltage, and no device degradation. spe0524 may be used to meet the immunity requirements of iec 61000-4- 2, level 4. the small sot-143 package makes them ideal for use in portable electronics such as cell phones, pdas, notebook computers, and digital cameras. cellular handsets and accessories cordless phone pda notebooks and handhelds portable instrumentation digital cameras mp3 player features pin configuration ( sot-143-a) part marking transient protection for data lines to iec 61000-4-2 (esd) 15kv (air), 8kv (contact) iec 61000-4-4 (eft) 40a (5/50ns) protects four i/o lines working voltage: 5v low leakage current low operating and clamping voltages
2012/08/14 ver.3 page 2 sp e0524 3-line esd protection array ordering information part number package part marking SPE0524S14ARGB sot-143-a 24yw week code : a ~ z( 1 ~ 26 ) ; a ~ z( 27 ~ 52 ) SPE0524S14ARGB : tape reel ; pb C free ; halogen C free absoulte maximum ratings (t a =25 unless otherwise noted) parameter symbol typical unit peak pulse power ( tp = 8/20 s ) ppk 250 w maximum peak pulse current ( tp = 8/20 s ) ipp 7 a esd per iec 61000 C 4 C 2 (air ) vpp 15 kv esd per iec 61000 C 4 C 2 (contact ) vpp 8 kv operating junction temperature t j -55 ~ 125 storage temperature range t stg -55 ~ 150 lead soldering temperature t l 260 ( 10sec ) electrical characteristics (t a =25 unless otherwise noted) parameter symbol conditions min. typ max. unit reverse stand C off voltage v rwm 5 v reverse breakdown voltage v br it = 1ma 6 v reverse leakage current i r v rwm = 5v , t=25 0.01 1 a reverse leakage current i r v rwm = 3v , t=25 0.01 0.5 a clamping voltage v c ipp = 1a , tp = 8/20 s 11.5 v clamping voltage v c ipp = 7a , tp = 8/20 s 15 v junction capacitance cj between i/o pin and gnd v r = 0v , f = 1mhz 2 3 pf
2012/08/14 ver.3 page 3 sp e0524 3-line esd protection array typical characteristics clamping voltage (ipp = 1a , tp = 8/20 s ) clamping voltage (ipp = 7a , tp = 8/20 s )
2012/08/14 ver.3 page 4 sp e0524 3-line esd protection array typical characteristics fig 1 : junction capacitance v.s reverse voltage ap plied fig 2 : peak plus power v.s exponential pl us duration fig 3 : relative variation of peal plus power v.s fig 4 : forward voltage drop v.s peak for ward current initial junction temperature
2012/08/14 ver.3 page 5 sp e0524 3-line esd protection array application note device connection for protection of four data lines spe0524 is designed to protect up to three data lin es. the device is connected as follows: 1. the tvs protection of four i/o lines is achieved by connecting pins 1, 2, 4. pin 3 are connected to gr ound. the ground connection should be made directly to the gr ound plane for best results. the path length is kep t as short as possible to reduce the effects of parasitic indu ctance. circuit board layout recommendations for suppressio n of esd good circuit board layout is critical for the suppr ession of esd induced transients. the following gui delines are recommended: 1. place the tvs near the input terminals or connec tors to restrict transient coupling. 2. minimize the path length between the tvs and the protected line. 3. minimize all conductive loops including power an d ground loops. 4. the esd transient return path to ground should b e kept as short as possible. 5. never run critical signals near board edges. 6. use ground planes whenever possible.
2012/08/14 ver.3 page 6 sp e0524 3-line esd protection array sot-143-a package outline
2012/08/14 ver.3 page 7 sp e0524 3-line esd protection array
2012/08/14 ver.3 page 8 sp e0524 3-line esd protection array information provided is alleged to be exact and con sistent. sync power corporation presumes no respon sibility for the penalties of use of such information or for any vio lation of patents or other rights of third parties which may result from its use. no license is granted by allegation or otherwise un der any patent or patent rights of sync power corpo ration. conditions mentioned in this publication are subject to change without notice. this publication surpasses and re places all information previously supplied. sync power corporation produc ts are not authorized for use as critical component s in life support devices or systems without express written approval of sync power corporation. ?the sync power logo is a registered trademark of s ync power corporation ?2004 sync power corporation C printed in taiwan C all rights reserved sync power corporation 7f-2, no.3-1, park street nankang district (nksp), taipei, taiwan, 115, r.o.c phone: 886-2-2655-8178 fax: 886-2-2655-8468 ?http://www.syncpower.com
|
